Files
PLFM_RADAR/9_Firmware/9_2_FPGA/tb/nco_quadrature.csv
T
Jason 558f49cd4a Add 8 Verilog testbenches with full coverage (144/144 pass)
Testbenches for: edge_detector (17), nco_400m (20), cic_decimator (14),
fir_lowpass (13), freq_matched_filter (14), ddc_400m full-chain (7),
chirp_controller (39), chirp_contract regression (20).

Includes CSV output data for waveform verification.
Add .gitignore to exclude VCD/VVP build artifacts.
2026-03-15 06:14:11 +02:00

1.0 KiB

1samplesincosmag_sq
2014732288981052126228
3118868263191048691185
4222594231701047337736
5326319188681048691185
6428898147321052126228
753111395121058496913
863228548081065438089
973275701073021049
1084808-322851065438089
1199512-311131058496913
121014732-288981052126228
131118868-263191048691185
141222594-231701047337736
151326319-188681048691185
161428898-147321052126228
171531113-95121058496913
181632285-48081065438089
19173275701073021049
2018-32285-48081065438089
2119-31113-95121058496913
2220-28898-147321052126228
2321-26319-188681048691185
2422-23170-225941047337736
2523-18868-263191048691185
2624-14732-288981052126228
2725-9512-311131058496913
2826-4808-322851065438089
29270-327571073021049
3028-3228548081065438089
3129-3111395121058496913
3230-28898147321052126228
3331-26319188681048691185
3432-23170225941047337736
3533-18868263191048691185
3634-14732288981052126228
3735-9512311131058496913
3836-4808322851065438089
39370327571073021049
40384808322851065438089
41399512311131058496913