0ae7b40ff0
Add TE0712/TE0701 split target with dedicated top, XDC, and build flow
Jason
2026-03-18 03:57:26 +02:00
12e63b750c
Fix ILA probe insertion script: deferred core creation, exact-path net resolution, Vivado 2025.2 MU_CNT minimum
Jason
2026-03-18 02:26:09 +02:00
f6877aab64
Phase 1 hardware bring-up prep: ILA debug probes, CDC waivers, programming scripts
Jason
2026-03-18 01:28:42 +02:00
254c0e6f03
Improve timing margins with targeted datapath register tuning
Jason
2026-03-17 23:51:04 +02:00
36ad15247c
Split fft_engine FSM: async reset for control, sync reset for DSP/BRAM datapath (Build 11)
Jason
2026-03-17 21:40:09 +02:00
d8a8532097
Convert CIC comb + FIR delay_line to sync reset for DSP48 absorption (Build 10)
Jason
2026-03-17 20:56:42 +02:00
47606a4459
Rewrite integration testbench with golden self-reference comparison + physics bounds checks
Jason
2026-03-17 20:56:28 +02:00
1558f17d05
Convert async→sync reset on DSP/BRAM datapath registers for timing closure
Jason
2026-03-17 20:11:13 +02:00
fcf3999e39
Fix CDC reset domain bug (P0), strengthen testbenches with 31 structural assertions
Jason
2026-03-17 19:38:09 +02:00
6fc5a10785
Fix range_bin_decimator overflow guard priority bug: group completion now takes precedence over overflow guard in ST_PROCESS, ensuring all OUTPUT_BINS outputs are emitted when sufficient input samples exist. Split formal property 5 into 5a (upper bound) and 5b (exact count when start_bin=0), added Cover 4 for overflow guard path, reduced BMC depth to 50.
Jason
2026-03-17 15:40:55 +02:00
37c8925df0
Merge branch 'NawfalMotii79:main' into main
Jason
2026-03-17 13:59:12 +02:00
5fd632bc47
Fix all 10 CDC bugs from report_cdc audit, add overflow guard in range_bin_decimator
Jason
2026-03-17 13:48:47 +02:00
fb59e98737
Add SymbiYosys formal verification for 6 modules, fix 2 doppler bugs
Jason
2026-03-17 12:47:22 +02:00
0b52f49135
Added all boards stack
NawfalMotii79
2026-03-17 02:26:23 +00:00
a9c857c447
Remove 15 dead files, move radar_system_tb.v to tb/ directory
Jason
2026-03-17 01:08:12 +02:00
66d4faa9c4
Merge branch 'NawfalMotii79:main' into main
Jason
2026-03-17 00:45:42 +02:00
91b9286d1b
Add files via upload
NawfalMotii79
2026-03-16 22:31:18 +00:00
85e59d6f46
Added missing classes and functions
NawfalMotii79
2026-03-16 22:25:10 +00:00
6d27ab7217
Fix NCO XSim test 12: widen zero-crossing range for DSP48E1 quantization
Jason
2026-03-16 23:23:06 +02:00
ffe36b42dc
Fix NCO XSim test 12: add pipeline warmup and sample skip for 1 MHz zero-crossing test
Jason
2026-03-16 23:21:25 +02:00
49eb6169b6
Widen ft601_be to [3:0] for 32-bit FT601 mode, fix NCO XSim TB
Jason
2026-03-16 23:17:38 +02:00
af1af3bb91
Fix XDC for timing closure: add hold waivers, remove stale constraints
Jason
2026-03-16 23:04:16 +02:00
b823d83feb
Add new testbenches and fix USB clock forwarding test
Jason
2026-03-16 22:24:34 +02:00
1acedf494c
Migrate hardware platform from XC7A50T to XC7A200T-2FBG484I
Jason
2026-03-16 22:24:22 +02:00
fd6094ee9e
Fix P0/P1 RTL bugs found during pre-hardware audit
Jason
2026-03-16 22:24:06 +02:00
f154edbd20
Regenerate chirp .mem files, add USB testbench, convert radar_system_tb to Verilog-2001
Jason
2026-03-16 19:53:40 +02:00
17b70bdcff
Fix overlap-save: fill full 1024-sample buffer per segment, zero-pad last partial segment
Jason
2026-03-16 19:15:23 +02:00
39f78d4349
Fix RTL Bug #3: S_IDLE->S_ACCUMULATE now writes first sample immediately
Jason
2026-03-16 19:08:16 +02:00
e506a80db5
Add matched-filter co-simulation: bit-perfect validation of Python model vs synthesis-branch RTL (4/4 scenarios, correlation=1.0)
Jason
2026-03-16 16:23:01 +02:00
baa24fd01e
Add Phase 0.5 DDC co-simulation suite: bit-accurate Python model, scene generator, and 5/5 scenario validation
Jason
2026-03-16 16:01:40 +02:00
00fbab6c9d
Achieve full timing closure on xc7a100tcsg324-1 at 400 MHz (0 violations)
Jason
2026-03-16 15:02:35 +02:00
692b6a3bfa
Replace FFT stubs with synthesizable radix-2 DIT engine, fix BRAM inference
Jason
2026-03-16 10:25:07 +02:00