Jason
d2f20f5c15
- release-notes.html: Add commits for Gaps 3-5-7-4, tagged releases table, architectural gap status table, updated GitHub links - implementation-log.html: Add Build 20/19/18 timeline entries, Gap 3-4-5 milestones, updated quality/build history sections - reports.html: Update FPGA status to Build 20 baseline, MCU regression to 20/20, report currency notice with current gap status
145 lines
7.2 KiB
HTML
145 lines
7.2 KiB
HTML
<!doctype html>
|
|
<html lang="en">
|
|
<head>
|
|
<meta charset="utf-8">
|
|
<meta name="viewport" content="width=device-width, initial-scale=1">
|
|
<title>AERIS-10 Docs | Release Notes</title>
|
|
<link rel="stylesheet" href="assets/style.css">
|
|
</head>
|
|
<body>
|
|
<header class="topbar">
|
|
<div class="container nav">
|
|
<a class="brand" href="index.html">AERIS-10 Docs</a>
|
|
<nav>
|
|
<a href="architecture.html">Architecture</a>
|
|
<a href="implementation-log.html">Implementation Log</a>
|
|
<a href="bring-up.html">Bring-Up</a>
|
|
<a href="reports.html">Reports</a>
|
|
<a href="release-notes.html">Release Notes</a>
|
|
</nav>
|
|
</div>
|
|
</header>
|
|
|
|
<main class="container page">
|
|
<section class="hero">
|
|
<p class="eyebrow">Traceability</p>
|
|
<h1>Release Notes by Key Commit</h1>
|
|
<p>Milestone notes keyed to major bring-up, debug, and documentation commits.</p>
|
|
</section>
|
|
|
|
<section class="card" style="margin-top:0.8rem;">
|
|
<h2>Commit timeline</h2>
|
|
<div class="table-wrap">
|
|
<table>
|
|
<thead>
|
|
<tr>
|
|
<th>Commit</th>
|
|
<th>Title</th>
|
|
<th>Impact</th>
|
|
</tr>
|
|
</thead>
|
|
<tbody>
|
|
<tr>
|
|
<td><code>e5d1b3c</code></td>
|
|
<td>Gap 4 USB Read Path: host-to-FPGA command path with toggle CDC</td>
|
|
<td>Wired FT601 read FSM cmd_* outputs through toggle CDC to clk_100m command decode registers. Host can now set radar mode, trigger chirps, set CFAR threshold, and control data streaming. 3 new TB test groups (55 checks). 18/18 FPGA regression.</td>
|
|
</tr>
|
|
<tr>
|
|
<td><code>c6103b3</code> <strong>v0.1.3-build20</strong></td>
|
|
<td>Gap 7 MMCM jitter cleaner + CIC CREG pipeline + XDC clock-name fix</td>
|
|
<td>Added 400 MHz MMCM for ADC clock jitter cleaning, CIC comb DSP48E1 CREG pipeline, and fixed XDC conflicting generated clock. Build 20: WNS +0.426 ns (7x improvement over Build 18). All timing met.</td>
|
|
</tr>
|
|
<tr>
|
|
<td><code>f3bbf77</code></td>
|
|
<td>Gap 3 Safety Architecture</td>
|
|
<td>IWDG watchdog, Emergency_Stop PA rail cutoff, temperature max guard, periodic IDQ re-read, emergency state ordering. 5 new MCU tests, 20/20 pass.</td>
|
|
</tr>
|
|
<tr>
|
|
<td><code>c87dce0</code></td>
|
|
<td>Gap 5 BRAM async reset fix</td>
|
|
<td>Fixed chirp memory loader BRAM async reset to use synchronous reset pattern per Xilinx UG901 guidelines.</td>
|
|
</tr>
|
|
<tr>
|
|
<td><code>3b7afba</code> <strong>v0.1.2-build18</strong></td>
|
|
<td>Build 18 production build</td>
|
|
<td>Production baseline: WNS +0.062 ns, WHS +0.059 ns. 6,088 LUTs, 8,946 FFs, 16 BRAM, 140 DSP48E1, 0.631 W.</td>
|
|
</tr>
|
|
<tr>
|
|
<td><code>ed6f79c</code> <strong>v0.1.1-build17</strong></td>
|
|
<td>FIR DSP48 pipelining + matched filter BRAM migration</td>
|
|
<td>Build 17 production build with DSP48 pipelining improvements.</td>
|
|
</tr>
|
|
<tr>
|
|
<td><code>c466021</code></td>
|
|
<td>Firmware bug sweep closure (B12-B17)</td>
|
|
<td>Closed the PA calibration, ADC buffer, DIAG macro, TIM3 PWM, and stale-diagnostic issues with additional MCU regression coverage.</td>
|
|
</tr>
|
|
<tr>
|
|
<td><code>49c9aa2</code></td>
|
|
<td>SPI platform fix plus FPGA B2/B3 timing work</td>
|
|
<td>Fixed the legacy platform SPI transmit-only path and landed chirp BRAM migration plus Doppler DSP48 pipelining work.</td>
|
|
</tr>
|
|
<tr>
|
|
<td><code>3b32f67</code></td>
|
|
<td>ADF4382A SPI and chip-select correctness</td>
|
|
<td>Fixed platform SPI ops wiring, added software-managed CS behavior, and widened SPI chip-select storage to handle STM32 pin values correctly.</td>
|
|
</tr>
|
|
<tr>
|
|
<td><code>3979693</code></td>
|
|
<td>Initial 8-firmware-bug closure with tests</td>
|
|
<td>Closed the LO init ordering, AD9523 sequencing, sync trigger, temperature timer, GPIO mapping, and related MCU issues with regression coverage.</td>
|
|
</tr>
|
|
</tbody>
|
|
</table>
|
|
</div>
|
|
</section>
|
|
|
|
<section class="card" style="margin-top:0.8rem;">
|
|
<h2>Tagged releases</h2>
|
|
<ul>
|
|
<li><strong>v0.1.3-build20</strong> (c6103b3) — Current production baseline. WNS +0.426 ns, all timing met. Includes Gaps 3, 5, 7.</li>
|
|
<li><strong>v0.1.2-build18</strong> (3b7afba) — Prior production baseline. WNS +0.062 ns.</li>
|
|
<li><strong>v0.1.1-build17</strong> (ed6f79c) — FIR DSP48 + BRAM migration build.</li>
|
|
<li><strong>v0.1.0-bringup</strong> — Initial bring-up tag.</li>
|
|
</ul>
|
|
</section>
|
|
|
|
<section class="card" style="margin-top:0.8rem;">
|
|
<h2>Architectural gap status</h2>
|
|
<div class="table-wrap">
|
|
<table>
|
|
<thead><tr><th>#</th><th>Gap</th><th>Status</th></tr></thead>
|
|
<tbody>
|
|
<tr><td>3</td><td>Safety Architecture</td><td>Done (f3bbf77)</td></tr>
|
|
<tr><td>5</td><td>BRAM Async Reset</td><td>Done (c87dce0)</td></tr>
|
|
<tr><td>7</td><td>400 MHz MMCM</td><td>Done (c6103b3, Build 20)</td></tr>
|
|
<tr><td>4</td><td>USB Read Path</td><td>Done (e5d1b3c)</td></tr>
|
|
<tr><td>2</td><td>GUI Settings</td><td>Next</td></tr>
|
|
<tr><td>6</td><td>CDC-15 USB Buses</td><td>Post-bring-up</td></tr>
|
|
<tr><td>1</td><td>CFAR Real Implementation</td><td>Post-bring-up</td></tr>
|
|
</tbody>
|
|
</table>
|
|
</div>
|
|
</section>
|
|
|
|
<section class="card" style="margin-top:0.8rem;">
|
|
<h2>Open in GitHub</h2>
|
|
<ul>
|
|
<li><a href="https://github.com/JJassonn69/PLFM_RADAR/commit/e5d1b3c" target="_blank" rel="noopener">e5d1b3c</a> Gap 4 USB Read Path</li>
|
|
<li><a href="https://github.com/JJassonn69/PLFM_RADAR/commit/c6103b3" target="_blank" rel="noopener">c6103b3</a> Gap 7 MMCM + CREG (v0.1.3-build20)</li>
|
|
<li><a href="https://github.com/JJassonn69/PLFM_RADAR/commit/f3bbf77" target="_blank" rel="noopener">f3bbf77</a> Gap 3 Safety Architecture</li>
|
|
<li><a href="https://github.com/JJassonn69/PLFM_RADAR/commit/c87dce0" target="_blank" rel="noopener">c87dce0</a> Gap 5 BRAM Reset</li>
|
|
<li><a href="https://github.com/JJassonn69/PLFM_RADAR/commit/c466021" target="_blank" rel="noopener">c466021</a> Firmware bugs B12-B17</li>
|
|
<li><a href="https://github.com/JJassonn69/PLFM_RADAR/commit/49c9aa2" target="_blank" rel="noopener">49c9aa2</a> SPI + FPGA timing</li>
|
|
<li><a href="https://github.com/JJassonn69/PLFM_RADAR/commit/3b32f67" target="_blank" rel="noopener">3b32f67</a> ADF4382A SPI</li>
|
|
<li><a href="https://github.com/JJassonn69/PLFM_RADAR/commit/3979693" target="_blank" rel="noopener">3979693</a> Initial 8-bug closure</li>
|
|
</ul>
|
|
</section>
|
|
</main>
|
|
|
|
<footer class="footer">
|
|
<div class="container"><p>Keep this page updated whenever major hardware validation milestones are merged.</p></div>
|
|
</footer>
|
|
</body>
|
|
</html>
|