PLFM_RADAR

FlintyLemming/PLFM_RADAR

Fork 0

Commit Graph

Author	SHA1	Message	Date
Jason	4578621c75	fix: restore T20-stripped print() calls in cosim scripts; add 60 mem validation tests - Restored print() output in 6 generator/cosim scripts that ruff T20 had silently stripped, leaving dead 'for _var: pass' stubs and orphaned expressions. Files restored from pre-ruff commit and re-linted with T20/ERA/ARG/E501 per-file-ignores. - Removed 5 dead/self-blessing scripts (compare.py, compare_doppler.py, compare_mf.py, validate_mem_files.py, LUT.py). - Added test_mem_validation.py: 60 pytest tests validating .mem files against independently-derived ground truth (twiddle factors, chirp waveforms, memory addressing, segment padding). - Updated CI cross-layer-tests job to include test_mem_validation.py. - All 150 tests pass (61 GUI + 29 cross-layer + 60 mem validation).	2026-04-13 20:36:28 +05:45
Jason	23b2beee53	fix: resolve 3 cross-layer bugs (status_words truncation, mode readback, buffer overread) Bug 1 (FPGA): status_words[0] was 37 bits (8+3+2+5+3+16), silently truncated to 32. Restructured to {0xFF, mode[1:0], stream[2:0], 3'b000, threshold[15:0]} = 32 bits exactly. Fixed in both usb_data_interface_ft2232h.v and usb_data_interface.v. Bug 2 (Python): radar_mode extracted at bit 21 but was actually at bit 24 after truncation — always returned 0. Updated shift/mask in parse_status_packet() to match new layout (mode>>22, stream>>19). Bug 3 (STM32): parseFromUSB() minimum size check was 74 bytes but 9 doubles + uint32 + markers = 82 bytes. Buffer overread on last fields when 74-81 bytes passed. All 166 tests pass (29 cross-layer, 92 GUI, 20 MCU, 25 FPGA).	2026-04-12 22:51:26 +05:45
Jason	0537b40dcc	feat: add cross-layer contract tests (Python/Verilog/C) with CI job Three-tier test orchestrator validates opcode maps, bit widths, packet layouts, and round-trip correctness across FPGA RTL, Python GUI, and STM32 firmware. Catches 3 real bugs: - status_words[0] 37-bit truncation in both USB interfaces - Python radar_mode readback at wrong bit position (bit 21 vs 24) - RadarSettings.cpp buffer overread (min check 74 vs required 82) 29 tests: 24 pass, 5 xfail (documenting confirmed bugs). 4th CI job added: cross-layer-tests (Python + iverilog + cc).	2026-04-12 16:04:59 +05:45

Author

SHA1

Message

Date

Jason

4578621c75

fix: restore T20-stripped print() calls in cosim scripts; add 60 mem validation tests

- Restored print() output in 6 generator/cosim scripts that ruff T20
  had silently stripped, leaving dead 'for _var: pass' stubs and
  orphaned expressions. Files restored from pre-ruff commit and
  re-linted with T20/ERA/ARG/E501 per-file-ignores.
- Removed 5 dead/self-blessing scripts (compare.py, compare_doppler.py,
  compare_mf.py, validate_mem_files.py, LUT.py).
- Added test_mem_validation.py: 60 pytest tests validating .mem files
  against independently-derived ground truth (twiddle factors, chirp
  waveforms, memory addressing, segment padding).
- Updated CI cross-layer-tests job to include test_mem_validation.py.
- All 150 tests pass (61 GUI + 29 cross-layer + 60 mem validation).

2026-04-13 20:36:28 +05:45

Jason

23b2beee53

fix: resolve 3 cross-layer bugs (status_words truncation, mode readback, buffer overread)

Bug 1 (FPGA): status_words[0] was 37 bits (8+3+2+5+3+16), silently
truncated to 32. Restructured to {0xFF, mode[1:0], stream[2:0],
3'b000, threshold[15:0]} = 32 bits exactly. Fixed in both
usb_data_interface_ft2232h.v and usb_data_interface.v.

Bug 2 (Python): radar_mode extracted at bit 21 but was actually at
bit 24 after truncation — always returned 0. Updated shift/mask in
parse_status_packet() to match new layout (mode>>22, stream>>19).

Bug 3 (STM32): parseFromUSB() minimum size check was 74 bytes but
9 doubles + uint32 + markers = 82 bytes. Buffer overread on last
fields when 74-81 bytes passed.

All 166 tests pass (29 cross-layer, 92 GUI, 20 MCU, 25 FPGA).

2026-04-12 22:51:26 +05:45

Jason

0537b40dcc

feat: add cross-layer contract tests (Python/Verilog/C) with CI job

Three-tier test orchestrator validates opcode maps, bit widths, packet
layouts, and round-trip correctness across FPGA RTL, Python GUI, and
STM32 firmware. Catches 3 real bugs:

- status_words[0] 37-bit truncation in both USB interfaces
- Python radar_mode readback at wrong bit position (bit 21 vs 24)
- RadarSettings.cpp buffer overread (min check 74 vs required 82)

29 tests: 24 pass, 5 xfail (documenting confirmed bugs).
4th CI job added: cross-layer-tests (Python + iverilog + cc).

2026-04-12 16:04:59 +05:45

3 Commits