feat: 2048-pt FFT upgrade with decimation=4, 512 output bins, 6m spacing

Complete cross-layer upgrade from 1024-pt/64-bin to 2048-pt/512-bin FFT:

FPGA RTL (14+ modules):
- radar_params.vh: FFT_SIZE=2048, RANGE_BINS=512, 9-bit range, 6-bit stream
- fft_engine.v: 2048-pt FFT with XPM BRAM
- chirp_memory_loader_param.v: 2 segments x 2048 (was 4 x 1024)
- matched_filter_multi_segment.v: BRAM inference for overlap_cache, explicit ov_waddr
- mti_canceller.v: BRAM inference for prev_i/q arrays (was fabric FFs)
- doppler_processor.v: 16384-deep memory, 14-bit addressing
- cfar_ca.v: 512 rows, indentation fix
- radar_receiver_final.v: rising-edge detector for frame_complete, 11-bit sample_addr
- range_bin_decimator.v: 512 output bins
- usb_data_interface_ft2232h.v: bulk per-frame with Manhattan magnitude
- radar_mode_controller.v: XOR edge detector for toggle signals
- rx_gain_control.v: updated for new bin count

Python GUI + Protocol (8 files):
- radar_protocol.py: 512-bin bulk frame parser, LSB-first bitmap
- GUI_V65_Tk.py, v7/*.py: updated for 512 bins, 6m range resolution

Golden data + tests:
- All .hex/.csv/.npy golden references regenerated for 2048/512
- fft_twiddle_2048.mem added
- Deleted stale seg2/seg3 chirp mem files
- 9 new bulk frame cross-layer tests, deleted 6 stale per-sample tests
- Deleted stale tb_cross_layer_ft2232h.v and dead contract_parser functions
- Updated validate_mem_files.py for 2048/2-segment config

MCU: RadarSettings.cpp max_distance/map_size 1536->3072

All 4 CI jobs pass: 285 tests, 0 failures, 0 skips

.gitignore

@@ -63,3 +63,17 @@ build*_reports/
 
 # UART capture logs (generated by tools/uart_capture.py)
 logs/
+
+# Local schematic files
+# Schematic and board files (untracked)
+4_Schematics and Boards Layout/4_6_Schematics/FMC_TestBoard/*
+4_Schematics and Boards Layout/4_6_Schematics/Main_Board/*.kicad_sch
+4_Schematics and Boards Layout/4_6_Schematics/Main_Board/*.kicad_pcb
+4_Schematics and Boards Layout/4_6_Schematics/Main_Board/*.bak
+4_Schematics and Boards Layout/4_6_Schematics/Main_Board/*.tmp
+4_Schematics and Boards Layout/4_6_Schematics/Main_Board/*.net
+4_Schematics and Boards Layout/4_6_Schematics/Main_Board/*.dcm
+4_Schematics and Boards Layout/4_6_Schematics/Main_Board/*.svg
+4_Schematics and Boards Layout/4_6_Schematics/Main_Board/*.pdf
+4_Schematics and Boards Layout/4_6_Schematics/Main_Board/*.sch-bak
+4_Schematics and Boards Layout/4_6_Schematics/Main_Board/backup/