- Build 16 XDC cleanup validated on production target
- Remote production XDC pass eliminated XDCB-5 warnings, collapsed the large TIMING-18 bucket to a single ft601_txe residue, and preserved timing at WNS +0.058 ns, WHS +0.068 ns, WPWS +0.684 ns.
+ Gap 4: USB Read Path wired with toggle CDC (e5d1b3c)
+ FT601 read FSM cmd_* outputs connected through toggle CDC to clk_100m command decode registers in radar_system_top.v. Host can now set radar mode, trigger chirps, set CFAR threshold, and control data streaming via USB. 3 new testbench groups (55 total checks). 18/18 FPGA regression.
- Build 15 timing-clean integration baseline established
- Production-target implementation completed with all timing constraints met after USB range-profile wiring and the CFAR sequential-assignment fix.
+ Build 20 tagged v0.1.3-build20 — new production baseline (c6103b3)
+ WNS improved 7x to +0.426 ns (from +0.062 ns in Build 18). Includes 400 MHz MMCM jitter cleaner, CIC comb DSP48E1 CREG pipeline, and XDC clock-name fix. All timing constraints met. 6,092 LUTs (4.5%), 9,024 FFs (3.4%), 16 BRAM (4.4%), 140 DSP48E1 (18.9%), 0.730 W.
- USB range profile path wired to matched-filter output
- The top-level Doppler placeholder was removed from the USB range-profile path and replaced with the real matched-filter range output propagated through the receiver chain.
+ Build 19 timing failure root-caused and fixed
+ Build 19 had WNS -0.011 ns due to conflicting XDC create_generated_clock preventing false-path application on CDC paths. Fixed by removing the conflicting constraint and using Vivado auto-generated clk_mmcm_out0.
+
+
+ Gap 3: Safety Architecture closed (f3bbf77)
+ Added IWDG watchdog configuration, Emergency_Stop PA rail cutoff, temperature max guard, periodic IDQ re-read, and emergency state ordering. 5 new MCU tests, 20/20 MCU regression pass.
+
+
+ Gap 5: BRAM async reset fixed (c87dce0)
+ Chirp memory loader BRAM async reset converted to synchronous reset pattern per Xilinx UG901 guidelines. Prevents BRAM inference failures on production target.
+
+
+ Build 18 tagged v0.1.2-build18 — prior production baseline
+ WNS +0.062 ns, WHS +0.059 ns. 6,088 LUTs, 8,946 FFs, 16 BRAM, 140 DSP48E1, 0.631 W. All timing met.
Firmware bug sweep closed with regression coverage
- All 17 audited MCU firmware bugs were fixed, regression-tested, and pushed, including LO init ordering, SPI chip-select handling, PA calibration logic, TIM3 PWM bring-up, and stale diagnostic mismatches.
+ All 17 audited MCU firmware bugs were fixed, regression-tested, and pushed, including LO init ordering, SPI chip-select handling, PA calibration logic, TIM3 PWM bring-up, and stale diagnostic mismatches. 20/20 MCU tests pass.
FPGA timing/resource cleanup phase completed
Chirp BRAM migration, Doppler DSP48 pipelining, CIC pipeline staging, matched-filter regression repair, and full FPGA regression brought the active baseline to 18/18 passing tests.
-
- Build 13 frozen as earlier hardware candidate
- Historical milestone retained for traceability: WNS +0.311 ns, TNS 0.000, WHS +0.060, THS 0.000 on the production target before the later DSP and integration work.
-
@@ -61,19 +69,21 @@
- 2763b4b |
- CFAR sequential fix and Build 15 analysis capture |
- Replaced the clocked-block CFAR blocking assignment with sequential logic and published the Build 15 timing/DRC/methodology analysis baseline. |
+ e5d1b3c |
+ Gap 4 USB Read Path: host-to-FPGA command path with toggle CDC |
+ Wired FT601 read FSM cmd_* outputs through toggle CDC to clk_100m command decode registers. Host can now set radar mode, trigger chirps, set CFAR threshold, and control data streaming. 3 new TB test groups (55 checks). 18/18 FPGA regression. |
- 3fa26c9 |
- USB range profile wiring completed |
- Removed the Doppler placeholder from the USB range path and propagated real matched-filter range data through the receiver/top-level interfaces. |
+ c6103b3 v0.1.3-build20 |
+ Gap 7 MMCM jitter cleaner + CIC CREG pipeline + XDC clock-name fix |
+ Added 400 MHz MMCM for ADC clock jitter cleaning, CIC comb DSP48E1 CREG pipeline, and fixed XDC conflicting generated clock. Build 20: WNS +0.426 ns (7x improvement over Build 18). All timing met. |
- f4ff271 |
- Matched-filter regression repair |
- Corrected golden-case $readmemh paths so the matched-filter regression returned to 40/40 passing. |
+ f3bbf77 |
+ Gap 3 Safety Architecture |
+ IWDG watchdog, Emergency_Stop PA rail cutoff, temperature max guard, periodic IDQ re-read, emergency state ordering. 5 new MCU tests, 20/20 pass. |
- 463ebef |
- CIC pipeline staging and regression runner |
- Added CIC comb pipeline staging, simulation guards, and an FPGA regression runner to preserve timing while tightening verification. |
+ c87dce0 |
+ Gap 5 BRAM async reset fix |
+ Fixed chirp memory loader BRAM async reset to use synchronous reset pattern per Xilinx UG901 guidelines. |
+
+
+ 3b7afba v0.1.2-build18 |
+ Build 18 production build |
+ Production baseline: WNS +0.062 ns, WHS +0.059 ns. 6,088 LUTs, 8,946 FFs, 16 BRAM, 140 DSP48E1, 0.631 W. |
+
+
+ ed6f79c v0.1.1-build17 |
+ FIR DSP48 pipelining + matched filter BRAM migration |
+ Build 17 production build with DSP48 pipelining improvements. |
c466021 |
@@ -85,25 +95,44 @@
- Uncommitted validated work
+ Tagged releases
- - Build 16 remote production-XDC cleanup has been validated in the remote Vivado workspace but is not yet represented by a git commit.
- - The remote-only pass removed XDCB-5 warnings, reduced the large TIMING-18 bucket to a single
ft601_txe methodology residue, and preserved timing at WNS +0.058 ns, WHS +0.068 ns, WPWS +0.684 ns.
- - The surviving
ft601_txe item currently behaves like a methodology residue on an async status-observation path rather than a proven unconstrained functional FT601 interface.
+ - v0.1.3-build20 (c6103b3) — Current production baseline. WNS +0.426 ns, all timing met. Includes Gaps 3, 5, 7.
+ - v0.1.2-build18 (3b7afba) — Prior production baseline. WNS +0.062 ns.
+ - v0.1.1-build17 (ed6f79c) — FIR DSP48 + BRAM migration build.
+ - v0.1.0-bringup — Initial bring-up tag.
+
+ Architectural gap status
+
+
+ | # | Gap | Status |
|---|
+
+ | 3 | Safety Architecture | Done (f3bbf77) |
+ | 5 | BRAM Async Reset | Done (c87dce0) |
+ | 7 | 400 MHz MMCM | Done (c6103b3, Build 20) |
+ | 4 | USB Read Path | Done (e5d1b3c) |
+ | 2 | GUI Settings | Next |
+ | 6 | CDC-15 USB Buses | Post-bring-up |
+ | 1 | CFAR Real Implementation | Post-bring-up |
+
+
+
Current FPGA implementation status
- - Build 15 is the current detailed analysis baseline for the production XC7A200T target and completed with all timing constraints met.
- - Build 16 was validated in the remote Vivado workspace as a constraint-cleanup pass: XDCB-5 warnings were removed, the large TIMING-18 bucket collapsed to a single
ft601_txe methodology residue, and routed timing remained clean at WNS +0.058 ns, WHS +0.068 ns, WPWS +0.684 ns.
- - The remaining
ft601_txe methodology item currently behaves like an async-status-observation residue rather than a proven unconstrained functional FT601 path.
+ - Build 20 (v0.1.3-build20) is the current production baseline for the XC7A200T target. All timing constraints met: WNS +0.426 ns, WHS +0.058 ns, WPWS +0.361 ns.
+ - Utilization: 6,092 LUTs (4.5%), 9,024 FFs (3.4%), 16 BRAM (4.4%), 140 DSP48E1 (18.9%), 0.730 W total power.
+ - Key improvements over Build 18: 400 MHz MMCM jitter cleaner, CIC comb DSP48E1 CREG pipeline, XDC clock-name fix. Setup slack improved 7x.
+ - Build 20 reports are available on the remote Vivado host at
~/PLFM_RADAR_work/vivado_project/reports_build20/.
@@ -57,7 +58,7 @@
| FPGA programming flow | 9_Firmware/9_2_FPGA/scripts/program_fpga.tcl | Programs the device and reports DONE / INIT_COMPLETE / probes presence | Primary operator-facing programming script |
| Debug probe insertion flow | 9_Firmware/9_2_FPGA/scripts/insert_ila_probes.tcl | Used when generating or refreshing debug-capable images | Keep matched with the selected debug bitstream |
| FPGA regression runner | 9_Firmware/9_2_FPGA/run_regression.sh | Pre-arrival regression evidence for the tracked FPGA baseline | 18 / 18 passing on the current tracked branch |
- | MCU regression harness | 9_Firmware/9_1_Microcontroller/tests/Makefile | Pre-arrival firmware regression evidence before flashing hardware | 15 / 15 passing on the current tracked branch |
+ | MCU regression harness | 9_Firmware/9_1_Microcontroller/tests/Makefile | Pre-arrival firmware regression evidence before flashing hardware | 20 / 20 passing on the current tracked branch |
| Bring-up logging macros | 9_Firmware/9_1_Microcontroller/9_1_1_C_Cpp_Libraries/diag_log.h | Defines the main first-power-on log vocabulary used over USART3 | Observation-only instrumentation layer |
| Board-day worksheet | docs/board-day-worksheet.html | Record pass/fail, measurements, and blockers during first sessions | Use with this page and the bring-up plan |
| Bring-up execution plan | docs/bring-up.html | Operator checklist, abort criteria, observability targets, and open risks | Primary readiness document |
@@ -91,9 +92,9 @@
FPGA implementation analysis
- Status: Current engineering baseline
- Primary detailed write-up: internal Build 15 implementation analysis captured timing, power, route status, DRC, methodology, CDC, and utilization for the production-target design after USB range wiring and CFAR cleanup.
- Follow-on Build 16 remote validation focused on production XDC cleanup only and confirmed no timing regression while reducing methodology noise substantially.
+ Status: Current engineering baseline — Build 20 (v0.1.3-build20)
+ Build 20 is the current production baseline. Full timing, utilization, power, DRC, methodology, CDC, and route reports are available on the remote Vivado host. Setup slack improved 7x from Build 18 (+0.062 ns to +0.426 ns) via MMCM jitter cleaner, CIC CREG pipeline, and XDC clock-name fix.
+ Build 18 (v0.1.2-build18) retained as prior reference. Build 19 failed timing (WNS -0.011 ns) due to conflicting XDC generated clock, root-caused and fixed in Build 20.
@@ -110,10 +111,11 @@
Report Currency Notice
- - The current routed production-target baseline is Build 15, with Build 16 used as a remote-only XDC cleanup validation pass.
- - The latest public simulation PDF should be interpreted alongside the implementation log and release notes for the most accurate state of firmware bug closure and FPGA integration readiness.
- - Detailed Build 15 and Build 16 engineering notes currently live in internal working reports and remote Vivado artifacts rather than this public docs directory.
- - The artifact inventory above is intended to stabilize day-0 execution even when the detailed internal engineering reports stay outside the public docs site.
+ - The current routed production-target baseline is Build 20 (v0.1.3-build20) with all timing constraints met and 7x setup slack improvement over Build 18.
+ - Architectural gaps 3 (Safety), 4 (USB Read Path), 5 (BRAM Reset), and 7 (MMCM) are closed. Gaps 1 (CFAR), 2 (GUI), and 6 (CDC-15) remain for post-bring-up or pre-tuning.
+ - FPGA regression: 18/18 pass. MCU regression: 20/20 pass (15 bug-fix + 5 Gap-3 safety).
+ - Detailed Build 20 engineering reports are on the remote Vivado host at
~/PLFM_RADAR_work/vivado_project/reports_build20/.
+ - The artifact inventory above is intended to stabilize day-0 execution even when detailed internal engineering reports stay outside the public docs site.