diff --git a/index.html b/index.html new file mode 100644 index 0000000..521473d --- /dev/null +++ b/index.html @@ -0,0 +1,643 @@ + + + + + + + + + AERIS-10 | Open Source Phased Array Radar System + + + + + +
+

AERIS-10 Open Source
Phased Array Radar

+

A low-cost, hackable 10.5 GHz phased array radar system with Pulse LFM modulation. Designed for researchers, drone developers, and serious SDR enthusiasts.

+ +
+ πŸ”“ Open Source + πŸ“‘ 10.5 GHz + 🎯 3km / 20km Range + πŸ”„ Electronic Beam Steering +
+ +
+ + + Star on GitHub + + πŸ“– Documentation + πŸ› Report Bug +
+
+ +
+
+

Project Overview

+

Democratizing radar technology through open-source hardware and software

+
+ +
+
+
🎯
+

Purpose-Built

+

Designed for researchers, drone developers, and SDR enthusiasts who need a capable, hackable radar platform.

+
+
+
πŸ”“
+

100% Open Source

+

Complete schematics, PCB layouts, firmware, and software available for modification and learning.

+
+
+
⚑
+

Real-Time Processing

+

FPGA-based signal processing for pulse compression, Doppler FFT, MTI, and CFAR detection.

+
+
+
🌍
+

GPS & IMU Integrated

+

Real-time position tracking, attitude correction, and map visualization for geolocated targets.

+
+
+
+ +
+
+

Technical Specifications

+

Two versions available to match your range requirements

+
+ +
+ + + + + + + + + + + + + + + + + +
SpecificationAERIS-10N (Nexus)AERIS-10X (Extended)
Frequency10.5 GHz10.5 GHz
Max Range3 km20 km
Antenna Type8Γ—16 Patch Array32Γ—16 Slotted Waveguide
Beam SteeringElectronic (Β±45Β°)Electronic (Β±45Β°)
Mechanical Scan360Β° (stepper motor)360Β° (stepper motor)
Output Power~1W10W (GaN amplifier)
ProcessingFPGA + STM32FPGA + STM32
+
+
+ +
+
+

System Architecture

+

Modular design with specialized components for optimal performance

+
+ +
+
+β”Œβ”€β”€β”€β”€β”€β”€β”€β”€β”€β”€β”€β”€β”€β”€β”€β”€β”€β”€β”€β”€β”€β”€β”€β”€β”€β”€β”€β”€β”€β”€β”€β”€β”€β”€β”€β”€β”€β”€β”€β”€β”€β”€β”€β”€β”€β”€β”€β”€β”€β”€β”€β”€β”€β”€β”€β”€β”€β”€β”€β”€β”€β”
+β”‚                      Antenna Array                           β”‚
+β”‚         (8x16 patch / 32x16 slotted waveguide)              β”‚
+β””β”€β”€β”€β”€β”€β”€β”€β”€β”€β”€β”€β”€β”€β”€β”€β”€β”€β”€β”€β”€β”€β”¬β”€β”€β”€β”€β”€β”€β”€β”€β”€β”€β”€β”€β”€β”€β”€β”€β”€β”€β”€β”€β”€β”€β”€β”€β”€β”€β”€β”€β”€β”€β”€β”€β”€β”€β”€β”€β”€β”€β”€β”˜
+                      β”‚
+β”Œβ”€β”€β”€β”€β”€β”€β”€β”€β”€β”€β”€β”€β”€β”€β”€β”€β”€β”€β”€β”€β”€β”΄β”€β”€β”€β”€β”€β”€β”€β”€β”€β”€β”€β”€β”€β”€β”€β”€β”€β”€β”€β”€β”€β”€β”€β”€β”€β”€β”€β”€β”€β”€β”€β”€β”€β”€β”€β”€β”€β”€β”€β”
+β”‚                     Main Board                               β”‚
+β”‚  β”Œβ”€β”€β”€β”€β”€β”€β”€β”€β”€β”€β”€β”€β”€β”€β”€β”  β”Œβ”€β”€β”€β”€β”€β”€β”€β”€β”€β”€β”€β”€β”€β”€β”  β”Œβ”€β”€β”€β”€β”€β”€β”€β”€β”€β”€β”€β”€β”€β”€β”€β”€β”€β”   β”‚
+β”‚  β”‚  XC7A100T     β”‚  β”‚  STM32F746   β”‚  β”‚  16x ADTR1107   β”‚   β”‚
+β”‚  β”‚  FPGA         β”‚  β”‚  MCU         β”‚  β”‚  Front End      β”‚   β”‚
+β”‚  β””β”€β”€β”€β”€β”€β”€β”€β”€β”€β”€β”€β”€β”€β”€β”€β”˜  β””β”€β”€β”€β”€β”€β”€β”€β”€β”€β”€β”€β”€β”€β”€β”˜  β””β”€β”€β”€β”€β”€β”€β”€β”€β”€β”€β”€β”€β”€β”€β”€β”€β”€β”˜   β”‚
+β”‚  β”Œβ”€β”€β”€β”€β”€β”€β”€β”€β”€β”€β”€β”€β”€β”€β”€β”  β”Œβ”€β”€β”€β”€β”€β”€β”€β”€β”€β”€β”€β”€β”€β”€β”  β”Œβ”€β”€β”€β”€β”€β”€β”€β”€β”€β”€β”€β”€β”€β”€β”€β”€β”€β”   β”‚
+β”‚  β”‚  4x ADAR1000  β”‚  β”‚  2x ADF4382  β”‚  β”‚  2x LT5552      β”‚   β”‚
+β”‚  β”‚  Phase Shift  β”‚  β”‚  Synthesizersβ”‚  β”‚  Mixers         β”‚   β”‚
+β”‚  β””β”€β”€β”€β”€β”€β”€β”€β”€β”€β”€β”€β”€β”€β”€β”€β”˜  β””β”€β”€β”€β”€β”€β”€β”€β”€β”€β”€β”€β”€β”€β”€β”˜  β””β”€β”€β”€β”€β”€β”€β”€β”€β”€β”€β”€β”€β”€β”€β”€β”€β”€β”˜   β”‚
+β””β”€β”€β”€β”€β”€β”€β”€β”€β”€β”€β”€β”€β”€β”€β”€β”€β”€β”€β”€β”€β”€β”¬β”€β”€β”€β”€β”€β”€β”€β”€β”€β”€β”€β”€β”€β”€β”€β”€β”€β”€β”€β”€β”€β”€β”€β”€β”€β”€β”€β”€β”€β”€β”€β”€β”€β”€β”€β”€β”€β”€β”€β”˜
+                      β”‚
+β”Œβ”€β”€β”€β”€β”€β”€β”€β”€β”€β”€β”€β”€β”€β”€β”€β”€β”€β”€β”€β”€β”€β”΄β”€β”€β”€β”€β”€β”€β”€β”€β”€β”€β”€β”€β”€β”€β”€β”€β”€β”€β”€β”€β”€β”€β”€β”€β”€β”€β”€β”€β”€β”€β”€β”€β”€β”€β”€β”€β”€β”€β”€β”
+β”‚                  Support Modules                             β”‚
+β”‚  β”Œβ”€β”€β”€β”€β”€β”€β”€β”€β”€β”€β”€β”€β”€β”€β”€β”  β”Œβ”€β”€β”€β”€β”€β”€β”€β”€β”€β”€β”€β”€β”€β”€β”  β”Œβ”€β”€β”€β”€β”€β”€β”€β”€β”€β”€β”€β”€β”€β”€β”€β”€β”€β”   β”‚
+β”‚  β”‚  AD9523-1     β”‚  β”‚  GPS Module  β”‚  β”‚  GY-85 IMU      β”‚   β”‚
+β”‚  β”‚  Clock Gen    β”‚  β”‚              β”‚  β”‚                 β”‚   β”‚
+β”‚  β””β”€β”€β”€β”€β”€β”€β”€β”€β”€β”€β”€β”€β”€β”€β”€β”˜  β””β”€β”€β”€β”€β”€β”€β”€β”€β”€β”€β”€β”€β”€β”€β”˜  β””β”€β”€β”€β”€β”€β”€β”€β”€β”€β”€β”€β”€β”€β”€β”€β”€β”€β”˜   β”‚
+β””β”€β”€β”€β”€β”€β”€β”€β”€β”€β”€β”€β”€β”€β”€β”€β”€β”€β”€β”€β”€β”€β”€β”€β”€β”€β”€β”€β”€β”€β”€β”€β”€β”€β”€β”€β”€β”€β”€β”€β”€β”€β”€β”€β”€β”€β”€β”€β”€β”€β”€β”€β”€β”€β”€β”€β”€β”€β”€β”€β”€β”€β”˜
+            
+
+ +
+
+

πŸ“‘ Power Management Board

+

Supplies all necessary voltage levels with proper filtering and sequencing (controlled by microcontroller).

+
+
+

⏱️ Frequency Synthesizer Board

+

High-performance AD9523-1 low jitter clock generator with phase-aligned references for RX/TX, DAC, ADC, and FPGA.

+
+
+

πŸ”„ Main Board Components

+

DAC for chirp generation, LT5552 mixers, ADAR1000 phase shifters (4x), ADTR1107 front-end chips (16x).

+
+
+

πŸŽ›οΈ XC7A100T FPGA

+

Handles PLFM chirp generation, ADC data read, AGC, I/Q down-conversion, decimation, filtering, FFT, pulse compression, Doppler, MTI & CFAR processing.

+
+
+

βš™οΈ STM32F746 Microcontroller

+

Power sequencing, FPGA communication, peripheral configuration (clock generator, synthesizers, phase shifters, GPS, IMU, barometer, stepper motor, sensors).

+
+
+

πŸ”Š Power Amplifier Boards (10X only)

+

10W QPA2962 GaN amplifier for extended range capability.

+
+
+
+ +
+
+

Current Status

+

Alpha prototype - Actively seeking contributors and beta testers

+
+ +
+
+

βœ… Working Features

+
    +
  • Beam formation from 16Γ—8 array
  • +
  • Electronic steering Β±45Β° elevation
  • +
  • Pulse LFM generation and reception
  • +
  • Basic target detection to 1km
  • +
  • Full FPGA processing pipeline
  • +
  • Pulse compression & Doppler processing
  • +
  • MTI & CFAR detection
  • +
+
+
+

🚧 In Progress

+
    +
  • Python GUI-based radar processing
  • +
  • Multi-board synchronization
  • +
  • Extended range testing
  • +
  • Crowdfunding campaign
  • +
  • Documentation & assembly guides
  • +
+
+
+
+ +
+
+

Get Involved

+

Join the open-source radar revolution

+
+ +
+

🀝 We're Actively Seeking

+
+ πŸŽ“ University Researchers + 🚁 Drone Startups + πŸ”§ Advanced Makers + πŸ“‘ RF Engineers + πŸ–₯️ FPGA Developers + 🐍 Python/C++ Developers +
+
+

πŸ“¬ Connect With Us

+ +
+
+ +
+
+

Documentation

+

Everything you need to build, modify, and operate the AERIS-10 radar

+
+ +
+
+

πŸ“˜ Hardware Design Guide

+

Schematics, PCB layouts, BOM, and assembly instructions.

+
+
+

πŸ’Ύ Firmware Development

+

STM32 firmware and FPGA bitstream programming guide.

+
+
+

πŸ”¬ Signal Processing

+

Detailed explanation of the FPGA processing pipeline.

+
+
+

🐍 Python SDK

+

GUI and API reference for data visualization and control.

+
+
+

βš™οΈ Calibration Guide

+

Step-by-step calibration procedures for optimal performance.

+
+
+

πŸ› οΈ Troubleshooting

+

Common issues and solutions.

+
+
+
+ + + +