diff --git a/docs/artifacts/te0713-te0701-heartbeat-2026-03-21.bit b/docs/artifacts/te0713-te0701-heartbeat-2026-03-21.bit
new file mode 100644
index 0000000..99fe0e1
Binary files /dev/null and b/docs/artifacts/te0713-te0701-heartbeat-2026-03-21.bit differ
diff --git a/docs/artifacts/te0713-te0701-heartbeat-2026-03-21.md b/docs/artifacts/te0713-te0701-heartbeat-2026-03-21.md
new file mode 100644
index 0000000..98e68f4
--- /dev/null
+++ b/docs/artifacts/te0713-te0701-heartbeat-2026-03-21.md
@@ -0,0 +1,33 @@
+<!doctype markdown>
+
+# TE0713/TE0701 heartbeat bring-up artifact
+
+- Date: 2026-03-21
+- Target: Trenz `TE0713-03-82C46-A` on `TE0701-06`
+- Top module: `radar_system_top_te0713_dev`
+- Constraint file: `9_Firmware/9_2_FPGA/constraints/te0713_te0701_minimal.xdc`
+- Bitstream: `docs/artifacts/te0713-te0701-heartbeat-2026-03-21.bit`
+
+Build result:
+
+- Vivado: `2025.2`
+- Implementation: `write_bitstream Complete!`
+- DRC: `0 Errors`
+- WNS: `+17.863 ns`
+- WHS: `+0.265 ns`
+
+Purpose:
+
+- Lowest-risk first-power image for `TE0713 + TE0701`
+- Verifies FPGA configuration, primary clock path, and heartbeat/status outputs before FT601 or radar-path bring-up
+
+Board-day usage:
+
+- Program this image first
+- Confirm JTAG enumeration and successful configuration
+- Verify heartbeat/status activity before moving to FT601 or higher-risk integrations
+
+Build origin:
+
+- Built remotely on `livepeerservice.ddns.net`
+- Vivado path: `/mnt/bcache/Xilinx/Vivado/2025.2/Vivado/bin/vivado`
diff --git a/docs/bring-up.html b/docs/bring-up.html
index c882c6d..2747ffc 100644
--- a/docs/bring-up.html
+++ b/docs/bring-up.html
@@ -44,7 +44,7 @@
             </tr>
           </thead>
           <tbody>
-            <tr><td>1</td><td>Freeze known-good firmware and bitstream baselines</td><td>Tracked commit, named artifact set, and repeatable programming flow are available</td><td>Git commit, bitstream path, reports, programming TCL</td></tr>
+            <tr><td>1</td><td>Freeze known-good firmware and bitstream baselines</td><td>Tracked commit, named artifact set, and repeatable programming flow are available</td><td>Git commit, bitstream path, reports, programming TCL; current heartbeat image at <code>docs/artifacts/te0713-te0701-heartbeat-2026-03-21.bit</code></td></tr>
             <tr><td>2</td><td>Preserve clean implementation constraints</td><td>Positive WNS/WHS/WPWS, XDCB-5 cleared, only documented methodology residue remains</td><td>Timing summary and methodology report</td></tr>
             <tr><td>3</td><td>Keep regressions green before board arrival</td><td>MCU host tests and FPGA regression/integration suites pass on the tracked tree</td><td>15/15 MCU and 18/18 FPGA logs</td></tr>
             <tr><td>4</td><td>Make first-power-on behavior observable</td><td>Clock, LO, beamformer, PA, and USB status can be identified from logs or status outputs</td><td>DIAG coverage, status fields, ILA/debug plan</td></tr>
@@ -111,7 +111,7 @@
         <h2>Required artifacts before hardware arrives</h2>
         <ul>
           <li>Named firmware baseline commit and build instructions for the MCU image.</li>
-          <li>Named FPGA baseline bitstream and matching `.ltx` probes file for debug sessions.</li>
+          <li>Named FPGA baseline bitstream and matching `.ltx` probes file for debug sessions; current low-risk heartbeat artifact is <code>docs/artifacts/te0713-te0701-heartbeat-2026-03-21.bit</code>.</li>
           <li>Current production-target XDC, timing summary, and methodology report.</li>
           <li>Programming and debug TCL scripts for baseline and debug images.</li>
           <li>Regression evidence for the tracked branch: MCU host suite and FPGA regression/integration suite.</li>
@@ -122,7 +122,7 @@
       <article class="card">
         <h2>Host-side tools and workflows</h2>
         <ul>
-          <li>JTAG programming workflow using the checked-in Vivado TCL scripts.</li>
+          <li>JTAG programming workflow using the checked-in Vivado TCL scripts and the TE0713 heartbeat baseline built on 2026-03-21.</li>
           <li>Serial capture on USART3 with timestamps preserved for bring-up logs.</li>
           <li>FT601 or host-side USB capture/decoder workflow to validate framing and payload stability.</li>
           <li>ILA capture workflow for raw ADC, DDC, matched-filter, and USB-domain checkpoints.</li>
@@ -148,7 +148,7 @@
             <tr><td>RF control-path realism</td><td>Firmware sequencing and diagnostics improved, but LO sync, phase behavior, and beamformer control still require physical validation.</td><td>Use readback-first bring-up and do not assume analog behavior from simulation or logs alone.</td></tr>
             <tr><td>Prototype-grade top-level functional assumptions</td><td>The active FPGA baseline is regression-clean, but some radar-function behavior still needs real-board confirmation under actual I/O conditions.</td><td>Validate each data-path stage incrementally with ILA and host captures before full streaming claims.</td></tr>
             <tr><td>PA calibration boundaries</td><td>IDQ calibration logic is much safer than before, but real-device convergence and margin limits are not yet board-proven.</td><td>Use conservative limits, observe every channel, and stop on abnormal current or non-convergent channels.</td></tr>
-            <tr><td>Board-specific integration unknowns</td><td>Carrier/module interaction, rails, clocks, and connector assumptions remain partially unproven until first assembly.</td><td>Begin with lowest-risk heartbeat and configuration checks before enabling higher-energy subsystems.</td></tr>
+            <tr><td>Board-specific integration unknowns</td><td>Carrier/module interaction, rails, clocks, and connector assumptions remain partially unproven until first assembly.</td><td>Begin with the tracked TE0713/TE0701 heartbeat image and configuration checks before enabling higher-energy subsystems.</td></tr>
           </tbody>
         </table>
       </div>
diff --git a/docs/release-notes.html b/docs/release-notes.html
index 7c6edf6..fd0cfc0 100644
--- a/docs/release-notes.html
+++ b/docs/release-notes.html
@@ -39,6 +39,11 @@
             </tr>
           </thead>
           <tbody>
+            <tr>
+              <td><code>TBD</code> <strong>v0.1.7-te0713-heartbeat</strong></td>
+              <td>TE0713/TE0701 minimal heartbeat bring-up bitstream</td>
+              <td>Created a low-risk bring-up artifact for the Trenz TE0713 + TE0701 stack using <code>radar_system_top_te0713_dev</code> and <code>te0713_te0701_minimal.xdc</code>. Remote Vivado 2025.2 build completed with DRC 0 errors, WNS +17.863 ns, WHS +0.265 ns. Intended as the first board-day image before FT601 arrival and before any radar-path integration.</td>
+            </tr>
             <tr>
               <td><code>ed629e7</code> <strong>v0.1.6-mti</strong></td>
               <td>Build 25: MTI canceller + DC notch filter integration</td>
@@ -132,6 +137,7 @@
     <section class="card" style="margin-top:0.8rem;">
       <h2>Tagged releases</h2>
       <ul>
+        <li><strong>v0.1.7-te0713-heartbeat</strong> &mdash; TE0713/TE0701 first-power baseline. Minimal heartbeat top, DRC clean, WNS +17.863 ns, WHS +0.265 ns. Artifact tracked at <code>docs/artifacts/te0713-te0701-heartbeat-2026-03-21.bit</code>.</li>
         <li><strong>v0.1.6-mti</strong> (ed629e7) &mdash; Current production baseline. WNS +0.132 ns, WHS +0.058 ns. MTI canceller + DC notch filter. 9,252 LUTs, 12,488 FFs, 142 DSP48E1, 17 BRAM. 0.753 W.</li>
         <li><strong>v0.1.5-cfar</strong> (075ae1e) &mdash; Prior production baseline. WNS +0.179 ns. CA-CFAR detector (CA/GO/SO modes) with pipelined noise computation.</li>
         <li><strong>v0.1.4-prod-fixes</strong> (e93bc33) &mdash; 7 production fixes + real-data co-sim framework. WNS same as Build 21 (simulation-only changes).</li>